#### **Features**

- Fast Read Access Time 45 ns
- Low Power CMOS Operation

100 μA max. Standby

25 mA max. Active at 5 MHz (AT27C010L)

35 mA max. Active at 5 MHz (AT27C010)

JEDEC Standard Packages

32-Lead 600-mil PDIP

32-Lead PLCC

32-Lead TSOP

- 5V ± 10% Supply
- High Reliability CMOS Technology

2000V ESD Protection

200 mA Latchup Immunity

- Rapid<sup>™</sup> Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### **Description**

The AT27C010/L is a low-power, high performance 1,048,576 bit one-time programmable read only memory (OTP EPROM) organized as 128K by 8 bits. They require only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 45 ns, eliminating the need for speed reducing WAIT states on high performance microprocessor systems.


Two power versions are offered. In read mode, the AT27C010 typically consumes 25 mA while the AT27C010L requires only 8 mA. Standby mode supply current for both parts is typically less than 10  $\mu$ A.

(continued)

#### **Pin Configurations**

Pin Name	Function
A0 - A16	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌE	Output Enable
PGM	Program Strobe
NC	No Connect

#### PLCC Top View



PDIP Top View

ſ				٦.	
VPP 🗆	1	$\cup$	32	Ь	VCC
A16 □	2		31	Þ	PGM
A15 🗆	3		30	B	NC
A12 □	4		29		A14
A7 🗆	5		28		A13
A6 □	6		27	Þ	A8
A5 □	7		26		A9
A4 🗆	8		25	Þ	A11
аз □	9		24		ŌĒ
A2 🗆	10		23		A10
A1 🗆	11		22	Þ	CE
A0 □	12		21		07
00 🗆	13		20		O6
01 🗆	14		19		O5
O2 🗆	15		18	Þ	04
GND □	16		17	Þ	О3

TSOP Top View

Type 1

A11		П	_	_	-			Ъ		<u></u>
7311	• •	Ħ	()	1	•	32	~4	Ħ		OE
A8	A9	$\exists$		3	2	30	31	Ē	A10	CE
A14	A13	₫	4	5		28	29	Ĕ	07	O6
PGM	NC		6	7		26	27	В	O5	04
VPP	VCC	Ħ	8	9		24	25	Ħ	О3	GND
	A16	₫	10	9			23	Ē	02	
A15	A12	H	12	11		22	21	Б	00	01
Α7	A6		14	13	3	20	19	B	A1	A0
A5	Α0	3	16	15	;	18	17	Ē	Λ3	A2

1 Megabit (128K x 8) OTP CMOS EPROM

03211





#### **Description** (Continued)

The AT27C010/L in available in a choice of industry standard JEDEC-approved one-time programmable (OTP) plastic PDIP, PLCC, <u>and TSOP</u> packages. All devices feature two line control (CE, OE) to give designers the flexibility to prevent bus contention.


With 128K byte storage capability, the AT27C010/L allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C010/L have additional features to ensure high quality and efficient production use. The Rapid  $^{\!\top\!\!}$  Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100  $\mu s/byte$ . The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu$ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



#### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V (1)
Voltage on A9 with Respect to Ground2.0V to +14.0V (1)
VPP Supply Voltage with Respect to Ground2.0V to +14.0V (1)

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

#### **Operating Modes**

Mode \ Pin	CE	ŌE	PGM	Ai	$V_{PP}$	Outputs
Read	VIL	VIL	X <sup>(1)</sup>	Ai	Х	Dout
Output Disable	Χ	VIH	Χ	Χ	Х	High Z
Standby	ViH	Χ	Х	Х	Χ	High Z
Rapid Program (2)	VIL	$V_{IH}$	$V_{IL}$	Ai	$V_{PP}$	D <sub>IN</sub>
PGM Verify	$V_{IL}$	$V_{IL}$	VIH	Ai	$V_PP$	D <sub>OUT</sub>
PGM Inhibit	VIH	Χ	Х	X	$V_PP$	High Z
Product Identification (4)	VIL	VIL	Х	A9 = V <sub>H</sub> <sup>(3)</sup> A0 = V <sub>I</sub> H or V <sub>I</sub> L A1 - A16 = V <sub>I</sub> L	Х	Identification Code

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to Programming characteristics.

3.  $V_H = 12.0 \pm 0.5 V$ .

4. Two identifier bytes may be selected. All Ai inputs are held low ( $V_{IL}$ ), except A9 which is set to  $V_H$  and A0 which is toggled low ( $V_{IL}$ ) to select the Manufacturer's Identification byte and high ( $V_{IH}$ ) to select the Device Code byte.





### **DC and AC Operating Conditions for Read Operation**

			AT27C010 / AT27C010L									
		-45	-55	-70	-90	-12	-15					
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C					
Temp. (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C					
Vcc Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%					

## **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$			±1	μΑ
ILO	Output Leakage Current	Vout = 0V to Vcc			±5	μΑ
I <sub>PP1</sub> (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	VPP = VCC			10	μΑ
I <sub>SB</sub> V <sub>CC</sub> <sup>(1)</sup> Standby Current		$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$			100	μΑ
I <sub>SB</sub>	VCC ** Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0$ to V <sub>CC</sub> + 0.5	V		1	mΑ
laa	Mara Artina Comment	f = 5 MHz, I <sub>OUT</sub> = 0 mA,	AT27C010L		25	mA
Icc	V <sub>CC</sub> Active Current	CE = VIL	AT27C010		35	mΑ
VIL	Input Low Voltage			-0.6	0.8	V
VIH	Input High Voltage			2.0	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.4	V
Vон	Output High Voltage	IOH = -400 μA		2.4		V

and removed simultaneously or after VPP.


### **AC Characteristics for Read Operation**

			AT27C010 / AT27C010L												
			-	45	-{	55	-	70	-!	90		12	-1	5	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
t <sub>ACC</sub> (3)	Address to Output Delay	CE = OE = V <sub>IL</sub>		45		55		70		90		120		150	ns
t <sub>CE</sub> (2)	CE to Output Delay	$\overline{OE} = V_{IL}$		45		55		70		90		120		150	ns
toE (2, 3)	OE to Output Delay	CE = VIL		20		25		30		35		35		40	ns
t <sub>DF</sub> (4, 5)	OE or CE High to Output Float, whicher	ver occurred first		20		20		25		25		30		35	ns
toH	Output Hold from Address, CE or OE, whichever occurred first		7		7		7		0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, 2. V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.

## **AC** Waveforms for Read Operation (1)



- Notes: 1. Timing measurement reference level is 1.5V for -45 and -55 devices. Input AC drive levels are  $V_{IL} = 0.0V$  and  $V_{IH} = 3.0V$ . Timing measurement reference levels for all other speed grades are  $V_{OL} = 0.8V$  and  $V_{OH} = 2.0V$ . Input AC drive levels are  $V_{IL} = 0.45V$  and  $V_{IH} = 2.4V$ .
  - 2. OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
- OE may be delayed up to t<sub>ACC</sub> t<sub>OE</sub> after the address is valid without impact on t<sub>ACC</sub>.
- 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.

#### **Input Test Waveforms and Measurement Levels**

For -45 and -55 devices only:

AC
DRIVING
LEVELS

0.0V

AC
MEASUREMENT
LEVEL

1.5V


TR, tF < 5 ns (10% to 90%)

3.0V

For -70, -90, -12, -15, and -20 devices:

AC DRIVING LEVELS 0.45V 2.0 AC MEASUREMENT LEVEL

#### **Output Test Load**



Note: CL = 100 pF including jig capacitance, except for the -45 and -55 devices, where CL= 30 pF.

## **Pin Capacitance** (f = 1 MHz, T = $25^{\circ}$ C)

	Тур	Max	Units	Conditions
C <sub>IN</sub>	4	8	pF	$V_{IN} = 0V$
Соит	8	12	pF	Vout = 0V


Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

t<sub>R</sub>, t<sub>F</sub> < 20 ns (10% to 90%)





# **Programming Waveforms** (1)



Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}$ .

2.  $t_{\text{OE}}$  and  $t_{\text{DFP}}$  are characteristics of the device but must be accommodated by the programmer.

3. When programming the AT27C010/L, a 0.1  $\mu$ F capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

#### **DC Programming Characteristics**

 $T_{\text{A}}$  = 25  $\pm~$  5°C,  $V_{\text{CC}}$  = 6.5  $\pm~$  0.25V,  $V_{\text{PP}}$  = 13.0  $\pm~$  0.25V

		Test	Li	Limits		
Symbol	Parameter	Conditions	Min	Max	Units	
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μА	
VIL	Input Low Level		-0.6	0.8	V	
VIH	Input High Level		2.0	V <sub>CC</sub> + 1	V	
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$		0.4	V	
VoH	Output High Voltage	$I_{OH} = -400 \mu A$	2.4		V	
ICC2	V <sub>CC</sub> Supply Current (Program and Verify)			40	mA	
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	$\overline{CE} = \overline{PGM} = V_{IL}$		20	mA	
$V_{ID}$	A9 Product Identification Voltage		11.5	12.5	V	

#### **AC Programming Characteristics**

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$  V,  $V_{PP} = 13.0 \pm 0.25$ V

Sym-	Test Conditions* (1)		nits	11
bol	Parameter	Min	Max	Units
tas	Address Setup Time	2		μS
tces	CE Setup Time	2		μS
toes	OE Setup Time	2		μS
t <sub>DS</sub>	Data Setup Time	2		μS
tah	Address Hold Time	0		μS
tDH	Data Hold Time	2		μS
t <sub>DFP</sub>	OE High to Output Float Delay <sup>(2)</sup>	0	130	ns
typs	V <sub>PP</sub> Setup Time	2		μS
tvcs	V <sub>CC</sub> Setup Time	2		μS
tpw	PGM Program Pulse Width (3)	95	105	μS
toE	Data Valid from OE		150	ns
tprt	V <sub>PP</sub> Pulse Rise TIme During Programming	50		ns

#### \*AC Conditions of Test:

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.


- 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven see timing diagram.
- 3. Program Pulse width tolerance is 100  $\mu$ sec  $\pm$  5%.

# Atmel's 27C010/L Integrated Product Identification Code

		Pins								Hex
Codes	A0	07	O6	O5	04	О3	02	O1	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	0	1	0	1	05

#### **Rapid Programming Algorithm**

A 100  $\mu s$  PGM pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5V and  $V_{PP}$  is raised to 13.0V. Each address is first programmed with one 100  $\mu s$  PGM pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100  $\mu s$  pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked.  $V_{PP}$  is then lowered to 5.0V and  $V_{CC}$  to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.







## **Ordering Information**

tACC	Icc (mA)		Ordoring Code	Dealeana	Onesetien Benne
(ns)	Active	Standby	Ordering Code	Package	Operation Range
45	35	0.1	AT27C010-45JC AT27C010-45PC AT27C010-45TC	32J 32P6 32T	Commercial (0°C to 70°C)
	35	0.1	AT27C010-45JI AT27C010-45PI AT27C010-45TI	32J 32P6 32T	Industrial (-40°C to 85°C)
55	35	0.1	AT27C010-55JC AT27C010-55PC AT27C010-55TC	32J 32P6 32T	Commercial (0°C to 70°C)
	35	0.1	AT27C010-55JI AT27C010-55PI AT27C010-55TI	32J 32P6 32T	Industrial (-40°C to 85°C)
70	35	0.1	AT27C010-70JC AT27C010-70PC AT27C010-70TC	32J 32P6 32T	Commercial (0°C to 70°C)
	35	0.1	AT27C010-70JI AT27C010-70PI AT27C010-70TI	32J 32P6 32T	Industrial (-40°C to 85°C)
90	35	0.1	AT27C010-90JC AT27C010-90PC AT27C010-90TC	32J 32P6 32T	Commercial (0°C to 70°C)
	35	0.1	AT27C010-90JI AT27C010-90PI AT27C010-90TI	32J 32P6 32T	Industrial (-40°C to 85°C)
120	35	0.1	AT27C010-12JC AT27C010-12PC AT27C010-12TC	32J 32P6 32T	Commercial (0°C to 70°C)
	35	0.1	AT27C010-12JI AT27C010-12PI AT27C010-12TI	32J 32P6 32T	Industrial (-40°C to 85°C)
150	35	0.1	AT27C010-15JC AT27C010-15PC AT27C010-15TC	32J 32P6 32T	Commercial (0°C to 70°C)
	35	0.1	AT27C010-15JI AT27C010-15PI AT27C010-15TI	32J 32P6 32T	Industrial (-40°C to 85°C)

# **Ordering Information**

tACC	I <sub>CC</sub> (mA)		On Louis on On In	<b>.</b>	Omenation Bonne
(ns)	Active	Standby	Ordering Code	Package	Operation Range
45	25	0.1	AT27C010L-45JC AT27C010L-45PC AT27C010L-45TC	32J 32P6 32T	Commercial (0°C to 70°C)
	25	0.1	AT27C010L-45JI AT27C010L-45PI AT27C010L-45TI	32J 32P6 32T	Industrial (-40°C to 85°C)
55	25	0.1	AT27C010L-55JC AT27C010L-55PC AT27C010L-55TC	32J 32P6 32T	Commercial (0°C to 70°C)
	25	0.1	AT27C010L-55JI AT27C010L-55PI AT27C010L-55TI	32J 32P6 32T	Industrial (-40°C to 85°C)
70	25	0.1	AT27C010L-70JC AT27C010L-70PC AT27C010L-70TC	32J 32P6 32T	Commercial (0°C to 70°C)
	25	0.1	AT27C010L-70JI AT27C010L-70PI AT27C010L-70TI	32J 32P6 32T	Industrial (-40°C to 85°C)
90	25	0.1	AT27C010L-90JC AT27C010L-90PC AT27C010L-90TC	32J 32P6 32T	Commercial (0°C to 70°C)
	25	0.1	AT27C010L-90JI AT27C010L-90PI AT27C010L-90TI	32J 32P6 32T	Industrial (-40°C to 85°C)
120	25	0.1	AT27C010L-12JC AT27C010L-12PC AT27C010L-12TC	32J 32P6 32T	Commercia (0°C to 70°C)
	25	0.1	AT27C010L-12JI AT27C010L-12PI AT27C010L-12TI	32J 32P6 32T	Industrial (-40°C to 85°C)
150	25	0.1	AT27C010L-15JC AT27C010L-15PC AT27C010L-15TC	32J 32P6 32T	Commercial (0°C to 70°C)
	25	0.1	AT27C010L-15JI AT27C010L-15PI AT27C010L-15TI	32J 32P6 32T	Industrial (-40°C to 85°C)

Package Type			
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)		
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)		
32T	32 Lead, Plastic Thin Small Outline Package (TSOP)		

